Design of Asynchronous Viterbi Decoder using Dual-Rail Protocol for Low Power Consumption. JARMCE. 2015;2(3):46-49. doi:10.53555/nnmce.v2i3.352