“Design of Asynchronous Viterbi Decoder using Dual-Rail Protocol for Low Power Consumption”, JARMCE, vol. 2, no. 3, pp. 46–49, Mar. 2015, doi: 10.53555/nnmce.v2i3.352.