Design of Asynchronous Viterbi Decoder using Dual-Rail Protocol for Low Power Consumption. JARMCE [Internet]. 2015 Mar. 31 [cited 2025 Aug. 22];2(3):46-9. Available from: https://jarmce.com/index.php/mce/article/view/14